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 
Abstract— Digital current controllers have the key 
impact on the performance of grid-side converters and ac 
drives. The voltage disturbances are commonly 
suppressed by enhancing the controller with an inner 
active resistance feedback. In cases where the switching 
noise and parasitic oscillations introduce sampling errors, 
conventional sampling is replaced by the oversampling-
based error-free feedback acquisition which derives the 
average of the measured currents over the past switching 
period. The time delay introduced into the feedback path 
creates difficulties in designing the current controller with 
the active resistance. In this paper, we introduce a novel 
structure of the current controller which includes the 
error-free sampling and the active resistance feedback. 
Devised structure improves the disturbance rejection by 
extending the range of permissible values of the active 
resistance. Controller structure is based on the internal 
model principles and it maintains the input step response 
unaffected. The paper comprises analytical design, the 
gain setting procedure, computer simulation and 
experimental results obtained from an experimental setup 
with a three-phase inverter, digital controller, and a 
permanent magnet synchronous motor.  
 
Index Terms— Ac motor drives, Active resistance 
feedback, Current control, High-performance control. 
I. INTRODUCTION 
Digital current controllers represent an important part of the 
inner control loop of both vector-controlled high-performance 
ac drives [1] and grid-connected inverters and their influence 
on the overall control system characteristics is profound [2], 
[3]. The structure of the current controllers typically includes 
proportional-integral (PI) action and decoupling terms [4], [5]. 
Important contributions to the theory and practice of current 
controller design have been provided in [3], [4], [5], where the 
analysis was conducted in the s-domain, using Pade’s 
approximation of the transport delays and Tustin’s 
approximation of the integrator. Design process of current 
controllers typically ignores the fact that the output voltage of 
a three-phase PWM inverter is limited and governed by the 
dc-bus voltage. Voltage limit may lead to the integrator wind-
up and voltage distortion. Negative effects of the voltage limit 
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may be avoided by current reference modification [6]. 
Direct digital synthesis and application of the internal-
model-control concept in z-domain enable controller design 
without approximations [7], leading to an improved response 
with decoupled control even at very high operating 
frequencies. Input step response of a synchronous frame 
controller is characterized with a closed loop bandwidth fBW of 
up to 10% of the sampling frequency fS without an overshoot. 
However, disturbance rejection properties (i.e. suppression 
of the impact of a voltage change, as an external disturbance, 
on controlled current) of such current controllers are 
unsatisfactory [4], [8]. Disturbance rejection can be 
significantly improved by using an active resistance feedback 
[8], at the expense of worsening the input step response. This 
can be circumvented to some extent by increasing the 
controller integral gain [8]. 
Due to the existence of switching noise and parasitic 
oscillations [9], [10] sampling errors take place [11]. Sampling 
errors can be eliminated entirely by means of period-averaging 
feedback acquisition [11], which however introduces delay 
and makes application of active resistance feedback difficult. 
This paper considers a digital current controller with error-
free feedback acquisition [11]. A controller that enables use of 
active resistance feedback, despite of the delay introduced by 
the feedback acquisition, is designed. The final result is a 
digital current controller which (1) is free of sampling error, 
(2) contains active resistance feedback, thus improving the 
disturbance rejection, and (3) is characterized with a 
bandwidth commensurate with the current state-of-the-art 
controllers, without overshoot, and without negative impact of 
the active resistance feedback on the input step response. 
The paper is organized as follows. Sampling schemes and 
active resistance feedback concept are revisited in Section II. 
Section III addresses the plant behavior with the active 
resistance feedback under different sampling scenarios. The 
complete digital current controller with error-free signal 
acquisition, active resistance feedback, and full decoupling is 
developed in Section IV, with a subsequent full experimental 
verification provided in Section V. Section VI summarizes the 
conclusions of the study. 
II. ACTIVE RESISTANCE AND SAMPLING SCHEMES 
 An important capability of digital current controllers is the 
disturbance rejection, namely, the ability to minimize the 
impact I of the voltage disturbances U on the controlled 
currents. It is desirable to have the admittance Y = I/U as 
low as possible. The admittance Y can be reduced by 
subtracting the product of the feedback currents and the gain 
Ra from the voltage command. Insertion of the active 
resistance Ra results in considerably improved disturbance 
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rejection [8], [12], [13], [14]. In order to keep the input step 
response unaffected by the insertion of Ra inner feedback, it is 
necessary to introduce a delayed integral action into the 
structure of the controller [4].  
A. Active Resistance Control with Synchronous 
Sampling  
In an ideal case, the sampling at the center of the voltage 
pulses [10] provides the feedback samples at instants where 
the PWM ripple crosses zero. Synchronous sampling implies 
capturing two samples within each PWM period TPWM. The 
samples are spaced by TS = TPWM/2 = 1/fS. Synchronous 
sampling can be advantageously used with integral motors and 
all other applications where the feedback samples do not get 
compromised by switching noise and the parasitic capacitance 
of the cabling and the windings.  
The current controller with synchronous sampling and the 
active resistance is discussed in [4]. Both analytical and 
experimental findings prove that the introduction of the active 
resistance feedback improve the disturbance rejection by the 
factor of (1+Ra/R) [4], where Ra is the active resistance gain 
while R is the resistance of the load. In order to maintain the 
input step response unaffected by the inner Ra feedback, the 
controller structure (Fig. 1) has an additional control action. 
The direct path comprises a new, delayed integrator with the 
gain Ra and time delay of Td = dTS. With synchronous 
sampling, computation and modulation delay Td is equal to 
one and a half sampling periods TS (d = 3/2). The new, 
enhanced controller ("modified controller" in Fig. 1) is 
obtained by applying the internal model concept on the plant 
which comprises the load with added inner active resistance 
feedback ("modified plant" in Fig. 1).  
Analytical considerations and experimental results in [4] 
prove that the optimum value of Ra is equal to the optimum 
proportional gain of the current controller. The structure in 
Fig. 1 maintains the input step response unaffected by the 
inner active resistance feedback.  
B. Active Resistance Control with Feedback Averaging  
With only one feedback sample per each period TS, 
synchronous sampling schemes are sensitive to the switching 
noise. In cases with perceptible cable capacitance, winding 
capacitance or load capacitance, the consequential switching-
related parasitic oscillations introduce considerable sampling 
errors [11]. The sampling errors are also introduced by the 
analog anti-alias pre-filters which move the current-ripple 
zero-crossing away from the voltage pulse center [10].  
The introduction of the active resistance (Fig. 1) increases 
the noise within the system, since the sampling errors get 
multiplied by Ra. In support of this claim, the experimentally 
obtained waveforms of the iq current in the steady state have 
been checked. The lower trace in Fig. 2 is obtained with the 
conventional current controller that employs synchronous 
sampling, enhanced by the local Ra feedback. The 
experimental setup, used throughout the paper, is described in 
Appendix I. Apart from an increased PWM frequency (from 8 
kHz to 10 kHz), the key features of the setup correspond to 
[11]. The conventional controller is enhanced by the active 
resistance feedback with the gain set to Raopt of [4]. Although 
obtained with a moderate gain, the bottom trace in Fig. 2 
demonstrates a considerable increase in iq disturbances.  
In order to suppress the sampling errors and to enable 
disturbance-free increase of Ra, conventional synchronous 
sampling has to be replaced by the error-free feedback 
acquisition which calculates the feedback iFB from the set of 
samples acquired over the past switching period (Fig. 3, [11]). 
The upper trace in Fig. 2 is obtained by replacing the 
synchronous sampling by the error-free feedback acquisition 
scheme of [11]. The consequential disturbances of iq current 
are reduced significantly.  
 
 
Fig. 1. The current controller with synchronous sampling and inner active 
resistance feedback. Additional direct branch of the controller comprises an 
integrator delayed by Td [4]. In [4], delay Td is dTS = 3TS/2.  
 
Fig. 2. Steady state waveforms of the q-axis current obtained with 
conventional synchronous sampling (lower trace) and with the error-free 
feedback acquisition of [11]. The traces are obtained by adding the active 
resistance feedback with Ra = Ra
opt [4], and by using a 10m long cable that 
connects the load and the PWM inverter (experimental results). 
 
Fig. 3. Oversampling-based, error-free feedback acquisition calculates the 
feedback signal in
FB as the average value of the current samples acquired in the 
interval [(n-2)TS .. nTS]. The feedback in
FB is derived in interrupt (EXE) 
triggered at nTS, and it is used to calculate the voltage reference un
*, which 
gets applied within the interval [(n+1)TS .. (n+2)TS].  
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Based on one-period-averaging, the error-free sampling 
scheme increases the equivalent computation and modulation 
delay from 3TS/2 to 5TS/2. The time delay deteriorates the 
input step response, and it poses a problem in designing the 
current controllers with the active resistance feedback.  
Despite the time delay, the overshoot-free step response can 
be achieved by adopting the corresponding controller structure 
[11]. With appropriate parameter setting, the relevant closed 
loop bandwidth fBW > fS/10 compares to the state-of-the-art 
solutions which operate with synchronous sampling [4], [7].  
The current controller proposed in [11] does not include the 
active resistance (Ra) feedback. To investigate the possibility 
of using the Ra feedback in conjunction with the error-free 
feedback acquisition, the current controller of [11] has been 
modified by adding the Ra feedback and inserting the delayed 
integrator of Fig. 1, in accordance with rules laid out in [4]. 
The experimental traces in Fig. 4 show the input step response 
of iq current in cases with no active resistance feedback, with 
Ra>0, and with the delayed integrator.  
 The first trace in Fig. 4 is obtained with Ra = 0, and it 
corresponds to the control structure proposed in [11]. The 
second trace is obtained by adding the active resistance 
feedback with Ra = Raopt [4]. In absence of the delayed 
integrator (Fig. 1), the trace 2 exhibits a sluggish response 
with considerable settling time. The trace 3 in Fig. 4 is 
obtained by adding the delayed integrator (Fig. 1), following 
the procedure in [4]. The trace is obtained with Ra = 0.3Raopt, 
since any further increase in Ra results in oscillations that are 
not acceptable. The traces in Fig. 4 confirm that the active 
resistance controller designed for the use with synchronous 
sampling [4] cannot be used in conjunction with the error-free 
feedback acquisition of [11].  
C. Active Resistance Control with Improved Task 
Scheduling 
Reduction of time-delays introduced by the oversampling-
based error-free feedback acquisition (Fig. 3, [11]) can be 
achieved by rescheduling the current control tasks [15]. 
Improved task scheduling is illustrated in Fig. 5, where tEXE 
<< TS represents the time required to calculate the average of 
the feedback samples and to execute the relation of the digital 
current controller. The equivalent computation and modulation 
delay is reduced from 5TS/2 (in [11]) down to 3TS/2. With 
appropriate parameter setting [15], the input step response 
with no overshoot is maintained even with the closed loop 
bandwidth fBW > 0.17fS. The current controller of [15] does 
not include the active resistance feedback, and the voltage 
disturbances produce non-negligible current errors [15]. To 
evaluate the possibility of introducing the Ra feedback into the 
current controller with error-free feedback acquisition and 
improved scheduling, the current controller of [15] is modified 
by adding the active resistance feedback and the delayed 
integrator [4]. The experimental traces are given in Fig. 6.  
 Trace 1 in Fig. 6 is obtained with Ra = 0, and it corresponds 
to the control structure proposed in [15]. Trace 2 is obtained 
by adding the active resistance feedback with Ra = Raopt while 
keeping the delayed integrator off. The trace 3 in Fig. 6 is 
obtained by adding again the delayed integrator [4]. The gain 
Ra is set to 0.55Raopt. Larger values of Ra gave rise to 
unacceptable oscillations. The experimental traces in Figs. 4 
and 6 demonstrate the problems of implementing the active 
resistance in conjunction with error-free feedback acquisition 
[11], underlying the need to resolve such problems by 
devising a new controller structure. 
III. LOAD TRANSFER FUNCTION WITH ACTIVE RESISTANCE 
 The load and the active resistance feedback can be regarded 
as  the  modified  plant  (Fig. 1).  It  is  necessary  to     derive the 
 
Fig. 4. The input step response obtained with error-free feedback acquisition 
and with the task scheduling of Fig. 3 [11].  Trace 1 is obtained without the Ra 
feedback. Trace 2 is obtained with Ra feedback but without delayed integrator 
(Fig. 1). Trace 3 is obtained with Ra feedback and with delayed integrator [4] 
(experimental results).  
 
Fig. 5. Improved schedule of the control tasks. Control interrupts (EXE) are 
triggered tEXE << TS before the reload instants of PWM register. The interrupt 
(n+1)TS uses the feedback sample in+1FB which represents the average value of 
the samples acquired in the interval [(n-1)TS ..(n+1)TS]. The feedback in+1
FB is 
used to calculate the voltage reference un+1
*, which gets applied in the interval 
[(n+1)TS .. (n+2)TS]. 
 
Fig. 6. The input step response obtained with error-free feedback acquisition 
and the improved task scheduling of Fig. 5 [15].  Trace 1 is obtained without 
the Ra feedback. Trace 2 is obtained with Ra feedback but without delayed 
integrator (Fig. 1). Trace 3 is obtained with Ra feedback and with delayed 
integrator [4] (experimental results).  
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pulse transfer function of the modified plant with the standard, 
synchronous sampling scheme, and also with the error-free 
feedback acquisition scheme that operates with improved task 
scheduling of Fig. 5.  
A. Modified Plant with Synchronous Sampling 
 With complex vector notation of [16], the current vector in 
the  frame can be defined as is = i + ji. The complex 
vectors of currents and voltages in dq frame are ie = id + jiq and 
ue = ud + juq. The  vectors are obtained by multiplying the 
d-q vectors by exp(j), where is the position of the dq frame 
(isn = ien exp(jn)). 
 Considering the synchronous sampling scheme illustrated in 
Fig. 3, the load current is described by the difference equation  
 2 1 1
1
,s s s sn n n ni i u e
R

  

              (1) 
where  exp(-RTS/L),R and L are the load parameters, isn+2 
and isn+1 are the samples of the load current in the  frame, 
while esn+1 is the average value of the voltage disturbance in 
the interval [(n+1)TS .. (n+2)TS]. Due to L/R >> TS, (1-) is 
close to RTS/L and (1-)/R close to TS/L. The transformation 
of  currents into the dq frame is obtained by i  en = i  sn exp(-
jn). The d-q frame revolves with the speed dq and the change 
of dqover one sampling period TS can be neglected. For this 
reason, the position n can be approximated by dqTS + n-1. 
By transforming (1) into d-q frame, dividing the outcome by 
exp(jn+1), and transforming the difference equation into z 
domain, one obtains 
   
j2 dq STe ei z z e i z z

                 (2) 
   
j
-j 2
dq S
dq S
T
Te eST u z e e z z e
L

 
      
 
, 
where ie(z), ue(z) and ee(z) are the dq frame currents, voltages 
and the voltage disturbance in z domain. The factor 
exp(jdqS) is explained in [15]. The pulse transfer function 
of the load WO1(z) corresponds to ie(z)/ue(z) in the case where 
ee(z) = 0.   
 1 j j
/
dq S dq S
S
O T T
T L
W z
z e z e
 


   
 
.         (3) 
 The block diagram in Fig. 7a is obtained from (2) and (3). It 
contains the load transfer function WO, the transfer function of 
the feedback path and the active resistance feedback Ra. With 
synchronous sampling, WFB(z) = 1. The compact form of the 
diagram is given in Fig. 7b, where the pulse transfer function 
WORA = WO/(1+RaWOWFB) represents the load with the inner 
active resistance feedback, with WFB(z) = 1,  
 1
2j j2
/
dq S dq S
S
ORA
T T a S
T L
W z
R T
z e ze
L
 


 
.       (4) 
B. Modified Plant with Error-free Feedback Acquisition 
and Improved Task Scheduling 
 The feedback sample in+1FB in Fig. 5 can be calculated from 
the samples in-1, in and in+1 of the load current. The samples are 
spaced by TS. With TS << L/R, the load current exhibits a 
linear change within each voltage pulse. Therefore, according 
to [11], [15], the sample in+1FB can be expressed as 
(in-1+2in+in+1)/4. The pulse transfer function WFB of the 
feedback chain is  
         2 2/ 2 1 / 4FB eFBW z i z i z z z z     .   (5) 
 The sample in+1
FB of Fig. 5 is used to calculate the voltage 
reference un+1*, which commands the average voltage from 
(n+1)TS until (n+2)TS. Thus, the change of the load current is 
determined by the difference equation  
 2 1 1 1
1s s s s
n n n ni i u e
R

   

    .         (6) 
Applying the z transformation to (6), one obtains  
       
j
j 2
dq S
dq S
T
Te e e eSTi z z e i z u z e z e
L



 
        
 
. (7) 
 The pulse transfer of the load WO2(z) corresponds to 
ie(z)/ue(z) in the case where ee(z) = 0,   
 
 
 2 j0
/
dq S
e
e
S
O Te
e
i z T L
W z
u z z e


 
 
.        (8) 
 By introducing WFB(z) of (5) and WO2(z) into the block 
diagram in Fig. 7a, the pulse transfer function WORA = 
WO/(1+RaWOWFB) of the load with the inner active resistance 
feedback is obtained as  
 
2
2
j3 2
4 2 4
dq S
S
ORA
T a S a S a S
T
z
LW z
R T R T R T
z e z z
L L L



 
    
 
. (9) 
C. The Range of Applicable Ra Gains 
 Parameter tuning for the current controllers with 
synchronous sampling [4] sets the proportional gain to kp= kL, 
with kopt= opt/TS = 0.246/TS for the input step response with 
negligible overshoot and kmax= max/TS = 0.582/TS for the step 
response with an overshoot of 40%. The same setting is 
proposed for the active resistance, Ra(opt)= opt(L/TS) and 
Ra(max)= max(L/TS).  
 It is of interest to check the range of gains Ra that can be 
used in the pulse transfer functions (4) and (9). With 
RaTS/L=a  and dq= 0, denominator in (4) becomes f1(z)= z2 
- z + a, and the one in (9) becomes f2(z)= z3 + (a/4-)z2 + 
a/2z + a/4. With standard, synchronous sampling (WORA1), 
the roots of f1 are stable for a < 1. The roots are real for a < 
0.246. With error-free feedback acquisition (WORA2), the roots 
of f2 are stable for a < 1.33. The roots are real for a < 0.223.   
  
a)             b) 
Fig. 7. a) Block diagram of the load with the voltage disturbance, the feedback 
transfer function WFB and the inner active resistance feedback Ra; b) 
Simplified block diagram with WORA = WO/(1+RaWOWFB), where WORA and 
WO  acquire additional indices 1 and 2, as per subsections III-A and III-B.  
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 The above analysis of the pulse transfer function WORA 
implies that the introduction of error-free feedback acquisition 
with improved task scheduling does not reduce the range of 
applicable active resistance gains. The current controller 
suitable for the use with WORA2 is introduced next.  
IV. DECOUPLING CURRENT CONTROLLER 
 With the load and the active resistance feedback represented 
by WORA, the closed loop system is shown in Fig. 8. The goal 
of further developments is to arrive at the current controller 
WREG capable of decoupling the impact of the Ra feedback on 
the step input response.  
A.  Controller Design  
 The internal model control (IMC) defines the controller 
which includes the inverse of the plant transfer function WPL 
and an integrator [4], [7], [8], [16]. In (10),  represents the 
adjustable gain.   
 
   1
1
1
REG
PL
W z
W z z


 

.          (10) 
 In an ideal case with WFB = 1, design (10) reduces the open 
loop transfer function to a plain integrator, thus resulting in the 
closed loop transfer function with a single real pole, defined 
by the gain .  
 The plant transfer function WPL may comprise the time 
delays and zeros out of the unit circle. Attempted inversion of 
such elements results in unfeasible prediction and unstable 
poles. With z2 in numerator and z3 in denominator, the inverse 
of the modified transfer function WORA2 of (9) would imply 
prediction of one sampling period TS. For this reason, 
decoupling controller has to be designed as  
 
   12
1 1
1
REG
ORA
W z
W z zz


  

.        (11) 
 Rather than considering ie(z) as the output in Fig. 8, it is 
also possible to adopt iFB(z), changing the plant transfer 
function into WPL = WORA2WFB. Yet, the inversion of WFB(z) of 
(5) results in two unacceptable poles at z = 1. Therefore, the 
subsequent design steps are based on (11).  
B.  The Closed Loop Transfer Function 
 By introduction of WORA2 of (9) into expression (11), the 
transfer function of the decoupling controller becomes  
 
j 1 2 3
1
4 2 4
dq S
REG
S
T a S a S a S
L z
W z
T z
R T R T R T
e z z z
L L L


  
   

  
      
  
.   (12) 
 
Fig. 8. The block diagram of the digital current controller in the d-q frame.  
The block diagram of the decoupling controller is given in Fig. 
9. The output ue = ud + juq is the voltage reference that gets 
limited by commonly used vector limiter which checks the 
amplitude and maintains the angle. With WREG(z) of (12), the 
product WREGWORA2 is equal to /(z-1). The closed loop 
transfer function is  
 
 
 
 
 
2
*
20
2 2
3 2
1
1
4 2 4
e
e
REG ORA
SS
REG ORA FBe z
A
i z W W
W z
i z W W W
z z
f z
z z z
 
  

  

 
 
 
     
 
.     (13) 
 In (13), fA(z) represents the characteristic polynomial in the 
denominator. The active resistance Ra does not affect the 
closed loop transfer function WSS(z). Therefore, one expects 
the experimental traces of the input step response that do not 
depend on the presence or value of the active resistance Ra. 
The absence of Ra in (13) makes the frequency characteristics 
of WSS(z) insensitive to changes of the active resistance. 
C.  Disturbance Transfer Function 
 The capability of suppressing the voltage disturbances can 
be examined from the disturbance transfer function Y e(z),  
  
 
 
 
   *
5 4 j
2
0
/ dq STe Se
e
i A B
T z z Li z
Y z e
e z f z f z


 
  
 
,    (14) 
where the polynomial  
 
j3 2
4 2 4
dq ST a S a S a S
B
R T R T R T
f z z e z z
L L L


 
     
 
  (15) 
resides in the denominator of the pulse transfer function 
WORA2(z) of the modified plant (9), while fA(z) is the 
denominator in (13).  
 Disturbance transfer function (14) defines the response of 
the load current ie in the dq frame to the voltage disturbance 
ee in dq frame. It is of interest to obtain the transfer function 
Ys = is/(-es) that defines the load current response is in the 
stationary frame to voltage disturbances in the same 
coordinate frame. Considering the stationary frame voltage 
disturbance at the frequency x, and assuming that the 
synchronous dq frame revolves at the speed dq, Ys can be 
obtained from Ye,  
 
 
Fig. 9. Block diagram of the proposed decoupling controller.  
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        j-jj je e e e x dq Sdq Sx S x S TTT Ts s e eY z Y Y Y       .(16) 
 Thus, when considering the stationary frame voltage 
disturbance at the frequency x and with the amplitude Ux, the 
amplitude Ix of the load current response is obtained as YsUx, 
where Ye is obtained by replacing the frequency x and the 
speed dq of the dq frame into (16).  
D.   The Useful Range of Ra Gains  
 Disturbance rejection is increased with larger values of the 
active resistance gain Ra which resides in the denominator of 
Ye(z) (14). It is of interest to establish the range of acceptable 
Ra gains. With the proposed current controller (12), the 
resulting closed loop transfer function (13) does not get 
affected by Ra, and it does not impose any Ra limit.  
 While the decoupling controller of (12) compensates 
dynamics of the modified plant WORA2(z) (9) and keeps the 
input step response WSS(z) (13) unaffected, disturbance 
transfer function Ye(z) (14) does get affected by WORA2(z), 
since both transfer functions include the polynomial fB(z) (15) 
in the denominator. In order to insure a well damped 
disturbance-step response, it is necessary to control the roots 
of fB(z) by limiting the values of Ra. For this purpose, the Ra 
limits for the pulse transfer function WORA1 (4) (obtained with 
the conventional synchronous sampling) and for the pulse 
transfer function WORA2 (9) (obtained with the error-free 
sampling (Fig. 5) have been checked. In addition to checking 
WORA2, it is also of interest to verify the stability of the closed 
loop pulse transfer function WSS (13).   
E.  Stability and Robustness 
With IMC controller, dynamic modes of the subsystem 
WORA2 are decoupled from the closed loop pulse transfer 
function WSS of (13). The closed loop system is stable if the 
polynomial fA(z) in denominator of (13) has the roots which 
reside within the unit circle of the z-plane. Applying the Jury 
stability criterion to fA(z), stability limit of the gain  is 1.33, 
far beyond the values that provide well-damped, low-
overshoot response, as shown in Table I of [15].  
 It is also of interest to check the stability of the subsystems 
WORA1 and WORA2. To that purpose, the Jury stability criterion 
has to be applied to polynomials in denominator of (4) and (9). 
The limit values for the relative gains RaTS/L are given in 
Table I. Stability limit obtained with dqTS = 0.12is lower 
than the limit obtained with dqTS = 0. The maximum values 
of RaTS/L that maintain the poles of WORA1(z) real are some 
9% larger than the corresponding values obtained with 
WORA2(z). 
 In addition to stability and aperiodicity, it of interest to test 
the effect of the parameter changes on transfer functions 
WORA1(z) and WORA2(z). The robustness of the controller can be 
quantified by the vector margin VM [7]. The values of VM 
lower than 0.5 are usually associated with elevated sensitivity 
to parameter changes and with consequential oscillatory 
response. In Table I, the last two columns contain the gains 
RaTS/L that bring the vector margin to VM = 0.5 and VM = 
0.6.  Adopting the vector margin of VM = 0.5, the gain 
RaTS/L that corresponds to WORA1(z) is some 20% lower than 
the corresponding value obtained with WORA2(z).  
 In Table I, the gain limit that maintains aperiodic response 
is relatively close to Raopt in [4]. The gain limit that maintains 
VM > 0.5 for WORA2 is relatively close to Ramax in [4].  Further 
developments will consider WORA2 and Ram < RaTS/L < RaM, 
where Ram = 0.22, RaM = 0.54. 
F.  Disturbance Rejection 
 In absence of the active resistance feedback, the 
synchronous frame current controllers exhibit considerable 
output errors in response to the voltage disturbances [4], [15]. 
By introducing L = 3.38 mH, TS = 50 s and dq = 250 in 
(14), and considering the voltage disturbance -ee = (1 + j0) V, 
the inverse z transformation provides the corresponding output 
errors id(t) and iq(t) given in Fig. 10. The traces are obtained 
for Ra = 0 and for RaTS/L = Ram/5. The peak error in excess of 
50 mA, obtained with Ra = 0, suggests that the error reaches 
the rated current for the disturbance of 150 V within the setup 
described in Appendix I. The initial iq(t) pulse lasts roughly 
200TS = 10 ms. According to the second pair of traces in Fig. 
10, it takes just 20% of Ram to achieve considerable reduction 
of the settling time.  
 The case studied in Fig. 10 is repeated in Fig. 11 for larger 
values of the active resistance. The three sets of traces are 
obtained with RaTS/L = Ram, RaM, and 1.5RaM. With Ram, 
disturbance response is aperiodic and it settles below 1% in 
roughly 14TS = 700 s. With RaM, the response is well 
damped, and it has noticeably reduced integral of the error. 
With 1.5RaM, the response is even quicker,          but the damping is 
considerably reduced. Thus, the traces of Fig. 11 justify the 
choice Ram < RaTS/L < RaM.  
 In addition to the analysis of the time response, it is of 
interest to study the impact of the gain Ra on the function 
|YS(j)|. In Fig. 12, it is assumed that the dq frame revolves at 
dq = 250. The function |YS(j)| is obtained for Ra = 0,  Ram, 
and RaM. All the curves drop to zero for  = dq. In the region 
of the inverse component (-250), the active resistance 
reduces Ys by more than 30 times. At the same time, the gain 
increase from Ram up to RaM has significant impact on 
reduction of Ys.  
TABLE I 
THE LIMIT VALUES FOR THE RELATIVE GAIN  RaTS/L 
Limit values of 
the gain  
RaTs/L 
Stability 
limit 
dqTs = 0 
Stability 
limit 
dqTs = 0.12 
Real 
poles 
limit 
Vector 
margin 
VM > 0.5 
Vector 
margin 
VM > 0.6 
WORA1 (4) 1.00 0.62 0.24 0.45 0.35 
WORA2 (9) 1.33 0.96 0.22 0.54 0.41 
 
Fig. 10. Disturbance step responses id and iq obtained from the transfer 
function Ye (14) for fdq = 50 Hz, and with disturbance step of Ud = 1V. The 
traces are obtained by computer simulation for Ra = 0 and for RaTS/L = Ram/5.  
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Fig. 11. Disturbance step responses id and iq obtained from the transfer 
function YS (14)-(16) for fdq = 50 Hz, and with disturbance step of Ud = 1V. 
Simulation traces are obtained for RaTS/L = Ram, RaM, and 1.5 RaM.  
 The integral error IE [4] is a widely accepted indicator of 
the disturbance rejection capability. It is calculated as the 
integral of |id(t) + jiq(t)| obtained for the unit step of the 
voltage disturbance [4]. In Table II, the values of IE/TS are 
given for 0 < RaTS/L < RaM. The active resistance gain Ram 
reduces the integral error more than 34 times. An increase 
from Ram to RaM results in an ultimate reduction of IE/TS from 
0.23 to 0.12, which comes at the cost of losing the aperiodic 
nature of the disturbance step response (Fig. 11).  
V. EXPERIMENTAL RESULTS 
 Analytical considerations and simulation results have been 
corroborated by the corresponding experimental results. The 
setup includes a pair of mechanically coupled three-phase 
synchronous permanent magnet motors, wherein the second 
motor is used as a brake that maintains the desired steady state 
speed. An industrial PWM-controlled IGBT inverter [17] with 
DSP controller is used and the switching frequency is 10 kHz. 
The experimental rig is shown in Fig. 13 (as noted, the 
relevant parameters are given in Appendix I). A more detailed 
description of the error-free oversampling-based acquisition of 
the feedback signals is available in [11].  
 The experimental verification has the following goals: 
 To compare simulated and experimental responses to 
input step changes of the reference current;  
 To explore the range of active resistance gains which 
do not impair the input step response; 
 To compare simulated and experimental responses to 
step changes of the voltage disturbances;  
 To check disturbance responses obtained with active 
resistance gains in excess of RaM.  
 The step responses obtained from the previous analytical 
considerations and simulation traces correspond to the output 
current ie in Fig. 8. However, the subsequent experimental 
traces correspond to the feedback current iFB in Fig. 8. The 
relation between ie and iFB is given in (5).  
The impact of the active resistance on the input step 
response is studied in Fig. 14. The traces id(t) and iq(t) are 
obtained for the step change of the current reference iq*. The 
three pairs of traces are obtained without the active resistance 
gain (Ra=0), with Ram, and with RaM. The q-axis current step 
response remains unaffected by the introduction of Ram and 
RaM. In all cases (including Ra=0) the d-axis current remains at 
id(t) = 0 with a minuscule ripple.  
Along with the step response of the q-axis current, it is of 
interest to verify the step response of the d-axis current at high 
speeds. Experimental traces in Fig. 15a represent the step 
response of idFB(t) obtained with RaM at fdq = 270 Hz. At the 
same time, it is of interest to verify the step response of the 
controller at very low speeds. Experimental traces in Fig. 15b 
represent the step response of iqFB(t) obtained with RaM at fdq = 
0 Hz. The results prove that the step response of both iq and id 
currents is maintained over the range of operating conditions.  
 In order to explore the range of practical Ra gains, the iq 
current step response is shown again in Fig. 16 with RaTS/L 
reaching 2.25RaM = 1.215, the value just slightly below the 
stability limit of the modified plant WORA2 (1.33 in Table I).  
While the traces obtained with  0 < RaTS/L < 1.5RaM remain 
seemingly unaffected by Ra, the case with excessive gain 
2.25RaM brings the subsystem WORA2 to the brink of instability 
and gives rise to noticeable oscillations of the iq waveform. 
Thus, the value of 1.5RaM should not be exceeded, while the 
recommended range remains Ram < RaTS/L < RaM.   
 Simulation traces in Figs. 10 and 11 comprise the traces of 
id and iq obtained with the step change of the voltage 
disturbance. With the present experimental rig, it is not 
possible to assert the step change of the back electromotive 
force. Therefore, the experimental traces with the disturbance 
step responses (Fig. 17) are obtained by introducing the step 
change into the reference voltage uq*. The voltage step is set to 
67V, so as to keep the resulting peak current within reasonable 
range. In Fig. 17a, disturbance step response is obtained 
without the active resistance feedback. The relevant traces are 
in accordance with the simulated traces of Fig. 10. In Figs. 
17b, 17c, and 17d the active resistance gain is set to Ram, RaM 
and 1.5RaM. Experimental traces are in reasonable agreement 
with the simulation traces of Fig. 11. The peak currents in Fig. 
11 are obtained with the unit step change of the voltage 
disturbances. When multiplied by 67 V, the values correspond 
to the peak currents in Fig. 17. Slight difference between 
simulated and experimental traces comes from the fact that the 
former represent the output current ie, before the WFB, while 
the latter represent the feedback current iFB, the outcome of the 
feedback processing within WFB of (5).  
 Disturbance response of Fig. 17a is obtained with Ra = 0, 
and it agrees with the simulation given in Fig. 10. The peak 
current reaches 3.5 A, and it barely settles in 500TS = 25 ms. 
With Ram in Fig. 17b, the peak current reduces to 2.3 A, and 
the settling time reduces to 15TS = 0.75 ms. Reduction of the 
peak current and the settling time are compatible with 
predicted reduction of the integral error (IE) given in Table II.  
Further increase of the gain to RaM makes the current pulse 
shorter at the cost of minor oscillations (Fig. 17c). Any further 
increase of the gain (to 1.5RaM in Fig. 17d) introduces more 
oscillations and protracts the settling time. Thus, the 
recommended range remains Ram < RaTS/L < RaM.   
 Frequency response of the feedback line with the error-free 
sampling is obtained according to Fig. 5 and expression (2) of 
[11]. Corresponding amplitude characteristic is calculated for 
the sampling period of TS = 100 s and given in Fig. 18. It 
features complete removal of any noise at the frequency 
1/(2TS) and its multiples. Attenuation appears to be limited to 
approximately 200 dB for purely numerical reasons. 
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Fig. 12. The amplitude characteristic of the disturbance transfer function Ys for 
fdq = 50 Hz, obtained for RaTS/L = 0, Ram, and RaM.  
 
 
Fig. 13. Experimental setup with 6-pole synchronous permanent magnet 
motor:  (A) Main power supply unit providing dc-bus voltage of 520V; (B) 
Two-axis module comprising two 3-phase inverters and control circuits; (C) 
Dynamic breaking resistor; (D) Speed controlled motor; (E) Torque controlled 
motor; (F) Inertia coupled by a toothed belt with the two motors.  
 
Fig. 14. Response traces of id
FB(t) and iq
FB(t) for the step change of the current 
reference iq*. The traces are obtained with no active resistance feedback 
(Ra=0) and with active resistance gains of Ram and RaM. The electrical 
frequency was fdq = 150 Hz (n = 3000 rpm).  
TABLE II 
THE INTEGRAL ERROR IE [4] FOR fdq = 50 HZ AND Ud STEP OF 1V 
RaTs/L 0 0.02 0.04 0.08 0.1 0.22 0.3 0.4 0.5 0.54 
IE / TS 7.68 1.98 1.15 0.60 0.49 0.23 0.18 0.15 0.13 0.12 
 
 The frequency response of the closed loop transfer function 
is considered in Fig. 19. It compares the conventional, 
synchronous sampling current controller of [7] to the one 
obtained with the controller proposed in this paper. The 
amplitude and phase characteristics are obtained from the 
closed loop transfer function given in equation (12) of [7], and 
also from the closed loop transfer function of (13). The results 
prove that the new current controller with the error-free 
sampling performs the same or better than the traditional 
controller with error-sensitive synchronous sampling. 
 
a) 
 
b) 
Fig. 15. a) Input step response of the d-axis current  id
FB(t) obtained with RaM 
at  fdq = 270 Hz. b) Input step response of the q-axis current  iq
FB(t) obtained 
with RaM at  fdq = 0 Hz. The q-axis current steps from +5A down to 0A.  
 
Fig. 16. Input step response of iq
FB(t) obtained with no active resistance 
feedback (Ra=0) and with active resistance gains of Ram, RaM, 1.5RaM  and 
2.25RaM. The electrical frequency was fdq = 270 Hz.   
VI. CONCLUSION 
The paper shows that application of active resistance 
feedback in conjunction with the conventional sampling leads 
to excessive noise and current ripple in current controlled 
inverter applications. The noise can be removed by means of a 
different, error-free sampling, which however introduces a 
delay. It is shown that the existing method of active resistance 
feedback cannot be used in systems with error-free sampling, 
because the deterioration in the step input response. 
 Next, a novel digital current controller structure is designed, 
such that the active resistance feedback can be applied in 
conjunction with error-free sampling while keeping the quality 
of the input step response the same as before the introduction 
of the active resistance feedback.  Design  of     such a controller,  
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a) 
 
b) 
 
c) 
 
d) 
Fig. 17. Response traces of id
FB(t) and iq
FB(t) for the step change of the voltage 
command uq
* by 67 V. Disturbance step response is obtained at the electrical 
frequency of 50 Hz (1000 rpm), with the active resistance gain set to: a) 0, b)  
Ram, c) RaM, and d) 1.5RaM. 
which is characterized with an original structure, is described 
in detail. The applicable range of the active resistance 
feedback values is derived analytically and the results are 
confirmed by simulations and experiments. 
 It is verified analytically, by simulation, and experimentally 
that the input step response of the novel controller is 
decoupled from the active resistance feedback for all active 
resistance values up to the one that would bring the system 
(i.e. modified plant) at the stability limit. The experiments 
confirm that (1) the active resistance feedback can be used in 
conjunction with error-free sampling while keeping the input 
step response decoupled, and (2) the integral error as a 
measure of the disturbance rejection quality is reduced by 
more than 30 times. 
 
Fig. 18. Frequency response (amplitude characteristic) of the feedback line 
with the error-free sampling. 
 
Fig. 19. The frequency response of the current controller: The amplitude and 
phase characteristic of the closed loop transfer function. The plot compares 
the frequency response obtained with synchronous-sampling digital current 
controller of [7] to the one proposed in this paper.  
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APPENDIX I: EXPERIMENTAL SET-UP DATA 
Number of poles:       2p = 6 
Motor rated current:     Inom = 7.3 Arms 
Motor torque constant:    kt =  0.821 Nm/Arms 
Back EMF constant:      ke = 0.687 Vpeak/(rad/s) 
Stator resistance:       RS = 0.47  
Stator inductance:       LS = (Ld + Lq)/2 = 3.38 mH 
DC bus voltage:       EDC = 520 V dc 
Peak current (current limit):  Imax = 45 A 
PWM frequency:       fPWM = 1/TPWM =10 kHz 
Rated lockout time:      tDT = 3 s 
DSP controller:       TMS320F28335 
ADC resolution:        NADC = 12-bit 
Oversampling period:      TADC= TPWM/32 
PWM method:        Symmetrical PWM 
 
 
 
Slobodan N. Vukosavic (M’93, SM’12) was born in 
Sarajevo, Yugoslavia, in 1962. He received the B.S., 
M.S., and Ph.D. degrees from the University of 
Belgrade, Belgrade, Yugoslavia, in 1985, 1987, and 
1989, respectively, all in Electrical Engineering. He 
was with the Nikola Tesla Institute, Belgrade, 
Yugoslavia, until 1988, when he joined the ESCD 
Laboratory of Emerson Electric, St. Louis, MO. Since 
1991, he has been a consultant with Vickers Electric 
Company/MOOG Electric. He is currently Professor 
at    the  University  of  Belgrade.  His  interests  include 
digital control, power conversion in renewable energy sources and power 
quality. He has published over 70 papers, 3 textbooks and 7 monographs and 
has completed over 40 large R/D and industrial projects. 
 
 
 
 
Ljiljana S. Peric received B.S. degree in Electrical 
Engineering in 1989, from the ETF Department, 
University of Belgrade, Yugoslavia, and immediately 
joined the EI industry in Belgrade. Since 1996, she 
was with FSU-EI, Belgrade, involved in design and 
manufacturing of signal and power electronics 
equipment for the railway safety and control. She is 
currently the owner and R/D manager of Ariom Ltd., 
providing design and consultancy services in power 
electronics and digital control. She has published eight 
papers and completed 12 industrial R&D projects. - 
 
 
 
 
Emil Levi (S’89, M’92, SM’99, F’09) received his 
M.Sc. and PhD degrees from the University of 
Belgrade, Yugoslavia in 1986 and 1990, respectively. 
From 1982 till 1992 he was with the Dept. of Elec. 
Engineering, University of Novi Sad. He joined 
Liverpool John Moores University, UK in May 1992 
and is since September 2000 Professor of Electric 
Machines and Drives. He serves as Co-Editor-in-Chief 
of the IEEE Trans. on Industrial Electronics, as an 
Editor of the IEEE Trans. on Energy Conversion, and 
as Editor-in-Chief of the IET Electric Power Applicati- 
ons. Emil is the recipient of the Cyril Veinott award of the IEEE Power and 
Energy Society for 2009. In 2014 he received the “Outstanding Achievement 
Award” from the European Power Electronics (EPE) Association. 
 
 
